Computer Science A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures, (Paperback)
Imported from USA store
Ubuy works hard to protect your security and privacy. Our advanced payment security system ensures confidentiality by encrypting your information during transmission using AES (Advanced Encryption Standards) and SSL (Secure Socket Layer) protocols. Your payment details are 100% secure as we do not share your payment details with third party sellers.
Fast
Shipping
Free
Return*
Secure Packaging
100% Original Products
PCI DSS Compliance
ISO 27001 Certified
Product Details
- Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents threecase studies requiring various degrees of optimization for parallel execution.
| Book format | Paperback |
| Fiction/nonfiction | Non-Fiction |
| Genre | Textbooks |
| Publication date | September, 2012 |
| Pages | 108 |
| Subgenre | Algebra |
| Series title | Computer Science |
| Edition | softcover reprint of the original 1st 2003 Edition |
| Publisher | Springer Us |
| Original languages | English |
| Language | English |
| Edu focus | Technology |
| Educational level | Higher |
| Is collectible | N |
| Binding type | Perfect Binding |
| Recording time | 0 min |
| Retail packaging | Single Piece |
| Assembled product dimensions (l x w x h) | 6.14 x 0.26 x 9.21 in (15.6 x 0.7 x 23.4 cm) |
| Assembled product weight | 0.41 lb (190 grams) |
| Bisac subject heading | Mathematics |
Product Description
Computer Science A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures, (Paperback)
Important information
- Limitations : For products shipped internationally, please note that any manufacturer warranty may not be valid; manufacturer service options may not be available; product manuals, instructions, and safety warnings may not be in destination country languages; the products (and accompanying materials) may not be designed in accordance with destination country standards, specifications, and labeling requirements; and the products may not conform to destination country voltage and other electrical standards (requiring use of an adapter or converter if appropriate). The recipient is responsible for assuring that the product can be lawfully imported to the destination country. When ordering from Ubuy or its affiliates, the recipient is the importer of record and must comply with all laws and regulations of the destination country.
- Not all the products listed on Ubuy are for sale, as Ubuy is a global search engine. Products are subject to export/trade regulations.
Currently unavailable.
We don't know when or if this item will be back in stock.
This item is not restrict in my country.(Please click on above link if this item is not restrict in your country, So our team will review and allow.)
PCI DSS compliant and ISO 27001:2022 certified, with encrypted payments and full buyer protection on every order.
Ubuy Assurance
Experience worry-free shopping with 100% original products, PCI DSS-compliant payment security, ISO 27001-certified data protection, the fastest cross-border delivery, free returns *, and secure packaging on every order.